A 3-Bit 2.2V 3.08pJ/Conversion-Step 11GS/s Flash ADC in A 0.12μm SiGe BiCMOS Technology

نویسندگان

  • Yuan Yao
  • David Irwin
  • Richard C. Jaeger
چکیده

A 3-bit ADC for X-band applications that can work at a sampling rate of 11 GS/s is presented in this paper. Current comparators are used to achieve the high sampling rate of 11 GHz at X-band. A 3-bit current-steering DAC is also designed for testing the high-speed ADC. The ADC-DAC RFIC is implemented in a 0.12 μm SiGe technology and occupies a core area of 1.0 x 0.8 mm. The ADC can operate with a FOM of 3.08 pJ/conversion-step, consuming 0.22 W power with a 2.2 V power supply. It demonstrates a good performance at X-band sampling rate with the lowest power supply voltage, lowest power consumption, smallest core area and best FOM reported so far. The ADC-DAC RFIC is tested in a 44-pin CLLC package and achieves a peak SFDR of 28 dBc and a peak ENOB of 2.7 bits at 11 GS/s sampling rate. Index Terms — flash, analog-to-digital converter (ADC), digital-to-analog converter (DAC), low power, low voltage, X-band, current comparator, SiGe, BiCMOS.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

ALMA Memo No . 426 4 - GSample / s , 2 - bit SiGe Digitizers for the ALMA Project . Paper II

Abstract We report on the design details and first dynamic tests of high speed analog-to-digital converters (ADCs) with characteristics approaching those desired for the ALMA project. A conventional flash ADC architecture has been adopted with monolithic ADCs implemented in BiCMOS 0.35 μm and 0.25 μm SiGe (Silicon-Germanium) processes. We concentrate here on our 2-bit, 0.35 μm designs and test ...

متن کامل

The ALMA 3 - bit 4 Gsample / s , 2 - 4 GHz Input Bandwidth , Flash Analog - to - Digital Converter

Abstract: A high speed low power analog-to-digital converter (ADC) using the 0.25μm BiCMOS SiGe technology from ST Microelectronics has been developed to meet the specifications of the ALMA project. The main features of this ADC are: 3-bit resolution (8 quantization levels) in Gray code, an input bandwidth from 2 to 4 GHz, 4 GHz sampling rate (and possible operation up to 5 GHz), LVDS standard ...

متن کامل

Title of Document : ANALYSIS AND DESIGN OF HIGH - SPEED A / D CONVERTERS IN SIGE TECHNOLOGY

Title of Document: ANALYSIS AND DESIGN OF HIGH-SPEED A/D CONVERTERS IN SIGE TECHNOLOGY PO-HSIN CHEN, Ph.D., 2007 Directed By: Professor, Martin Peckerar, Department of Electrical and Computer Engineering Mixed-signal systems play a key role in modern communications and electronics. The quality of A/D and D/A conversions deeply affects what we see and what we hear in the real world video and rad...

متن کامل

A 6-b 1Gsample/s SiGe BiCMOS A/D Converter

Very high-speed A/D converters are widely used in hard disk read channels, high-speed Ethernet transceivers and satellite receivers. For such applications a resolution of 6-b at a sampling speed of 1GS/s or higher is usually required. In literature some CMOS implementations are reported, featuring a sampling speed between 0.8 and 1.6-GS/s and power consumption between 300 and 500mW [1,2,3,4]. T...

متن کامل

A 500-MS/s, 2.0-mW, 8-Bit Subranging ADC with Time-Domain Quantizer

This paper describes a novel energy-efficient, high-speed ADC architecture combining a flash ADC and a TDC. A high conversion rate can be obtained owing to the flash coarse ADC, and low-power dissipation can be attained using the TDC as a fine ADC. Moreover, a capacitive coupled ramp circuit is proposed to achieve high linearity. A test chip was fabricated using 65-nm digital CMOS technology. T...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2009